



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification⁶ : G09G 3/36, H01L 21/20, 21/302, C30B 13/06</p>	<p>A1</p>	<p>(11) International Publication Number: WO 97/45827 (43) International Publication Date: 4 December 1997 (04.12.97)</p>
<p>(21) International Application Number: PCT/US96/07730 (22) International Filing Date: 28 May 1996 (28.05.96) (71) Applicant (for all designated States except US): THE TRUSTEES OF COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK [US/US]; Broadway & 116th Street, New York, NY 10027-6699 (US). (72) Inventors; and (75) Inventors/Applicants (for US only): IM, James, S. [US/US]; Apartment #74, 520 W. 114th Street, New York, NY 10027-6699 (US). SONG, Hyun, Jin [KR/US]; Apartment 3C, 500 W. 122nd Street, New York, NY 10027-6699 (US). SPOSILI, Robert, S. [US/US]; 63 Maria Lane, Yonkers, NY 10710-2007 (US). YOON, Jung, H. [KR/US]; Floor 2, 210 11th Street, Palisades Park, NJ 07650 (US). (74) Agents: TANG, Henry et al.; Brumbaugh, Graves, Donohue & Raymond, 30 Rockefeller Plaza, New York, NY 10112 (US).</p>		<p>(81) Designated States: CA, JP, US. Published With international search report.</p>
<p>(54) Title: CRYSTALLIZATION PROCESSING OF SEMICONDUCTOR FILM REGIONS ON A SUBSTRATE, AND DEVICES MADE THEREWITH</p> <div data-bbox="451 1186 1198 1570" data-label="Image"> </div> <p>(57) Abstract</p> <p>Semiconductor integrated devices such as transistors are formed in a film of semiconductor material formed on a substrate. For improved device characteristics, the semiconductor material has regular, quasi-regular or single-crystal structure. Such a structure is made by a technique involving localized irradiation of the film with one or several pulses of a beam of laser radiation, locally to melt the film through its entire thickness. The molten material then solidifies laterally from a seed area of the film. The semiconductor devices can be included as pixel controllers and drivers in liquid-crystal display devices, and in image sensors, static random-access memories (SRAM), silicon-on-insulator (SOI) devices, and three-dimensional integrated circuit devices.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

Crystallization Processing of Semiconductor Film Regions
on a Substrate, and Devices Made Therewith

Technical Field

5 The invention relates to semiconductor materials processing for semiconductor integrated devices.

Background of the Invention

 Semiconductor devices can be made in a layer or film of silicon on a quartz or glass substrate, for example.
10 This technology is in use in the manufacture of image sensors and active-matrix liquid-crystal display (AMLCD) devices. In the latter, in a regular array of thin-film transistors (TFT) on an appropriate transparent substrate, each transistor serves as a pixel controller.
15 In commercially available AMLCD devices, the thin-film transistors are formed in hydrogenated amorphous silicon films (a-Si:H TFTs).

 In the interest of enhanced switching characteristics of TFTs, polycrystalline silicon has been
20 used instead of amorphous silicon. A polycrystalline structure can be obtained by excimer-laser crystallization (ELC) of a deposited amorphous or microcrystalline silicon film, for example.

 However, with randomly crystallized poly-
25 silicon, the results remain unsatisfactory. For small-grained poly-silicon, device performance is hampered by the large number of high-angle grain boundaries, e.g., in the active-channel region of a TFT. Large-grained poly-silicon is superior in this respect, but significant
30 grain-structure irregularities in one TFT as compared with another then result in non-uniformity of device characteristics in a TFT array.

Summary of the Invention

For improved device characteristics and device uniformity, a lateral solidification technique is applied to a semiconductor film on a substrate. The technique, which may be termed artificially controlled super-lateral growth (ACSLG), involves irradiating a portion of the film with a suitable radiation pulse, e.g. a laser beam pulse, locally to melt the film completely through its entire thickness. When the molten semiconductor material solidifies, a crystalline structure grows from a preselected portion of the film which did not undergo complete melting.

In a preferred first embodiment of the technique, an irradiated structure includes a substrate-supported first semiconductor film, a heat-resistant film on the first semiconductor film, and a second semiconductor film on the heat-resistant film. In this embodiment, both front and back sides of the structure are irradiated with a pulse.

In a preferred second embodiment, lateral solidification is from a first region via a constricted second region to a third region which is intended as a device region. One-sided irradiation is used in this embodiment, in combination with area heating through the substrate.

In a preferred third embodiment, a beam is pulsed repeatedly in forming an extended single-crystal region as a result of laterally stepping a radiation pattern for repeated melting and solidification.

Advantageously, the technique can be used in the manufacture of high-speed liquid crystal display devices, wherein pixel controllers or/and driver circuitry are made in single-crystal or regular/quasi-regular polycrystalline films. Other applications

include image sensors, static random-access memories (SRAM), silicon-on-insulator (SOI) devices, and three-dimensional integrated circuit devices.

Brief Description of the Drawings

5 Fig. 1 is a schematic representation of a projection irradiation system as can be used for the first embodiment of the technique.

 Fig. 2 is a schematic, greatly enlarged side view of a sample structure for the first embodiment.

10 Figs. 3A and 3B are schematic, greatly enlarged top views of TFT device microstructures which can be made in semiconductor material of the first embodiment.

 Fig. 4 is a schematic representation of an irradiation system as can be used for the second
15 embodiment of the technique.

 Fig. 5 is a schematic, greatly enlarged side view of a sample structure for the second embodiment.

 Figs. 6A-6D are schematic top views of the sample structure of Fig. 5 at sequential stages of
20 processing.

 Fig. 7 is a schematic representation of an irradiation system as can be used for the third embodiment.

 Fig. 8 is a schematic, greatly enlarged side
25 view of a sample structure for the third embodiment.

 Figs. 9A-9F are schematic top views of a sample structure with side view as in Fig. 8 at sequential stages in a first version of a first variant of processing.

30 Figs. 10A-10F are schematic top views of a sample structure with side view as in Fig. 8 at sequential stages in a second version of the first variant of processing.

Figs. 11A-11C are schematic top views of a sample structure at sequential stages of a second variant of processing.

Fig. 12 is a schematic top view of a liquid-crystal display device in which TFTs are included.

Detailed Description of Preferred Embodiments

Described in the following are specific, experimentally realized examples, as well as certain variations thereof. Explicitly or implicitly, some variations are common to more than one of the embodiments, and further variations, within the scope of the claims, will be apparent to those skilled in the art. Included, e.g., is the use of semiconductor materials other than silicon, such as germanium, silicon-germanium, gallium arsenide or indium phosphide, for example. Included also is the use of a substrate of any suitable material, e.g., silicon, quartz, glass or plastic, subject to considerations of stability, inertness and heat resistance under processing conditions. And included is the use of a radiation beam other than a laser beam, e.g., an electron or ion beam.

First Embodiment

The projection irradiation system of Fig. 1 includes an excimer laser 11, mirrors 12, a beam splitter 13, a variable-focus field lens 14, a patterned projection mask 15, a two-element imaging lens 16, a sample stage 17, a variable attenuator 18 and a focusing lens 19. With this system, simultaneous radiation pulses can be applied to the front and back sides of a sample on the stage 17.

For the first embodiment of the technique, a "dual-layer" (DL) sample structure was prepared as shown

in Fig. 2, including a transparent substrate 20, a first amorphous silicon film 21, an SiO_2 film 22, and a second amorphous silicon film 23. Film thicknesses were 100 nanometers for the amorphous silicon films and 500 nanometers for the SiO_2 film. Alternative heat-resistant materials such as, e.g., silicon nitride or a high-temperature glass may be used for the film 22.

With pattern projection onto the second or top silicon film 23 and broad-beam irradiation of the first or bottom silicon film 21, the first silicon film 21 can be regarded as a sacrificial layer which is included favorably to affect the thermal environment for maximized lateral crystal growth in the top silicon film 23. The roles of these films is reversed if, alternatively, the pattern is projected through the substrate onto the first film. In the pattern-irradiated film, large, laterally solidified grains will be formed, making the processed film well-suited for TFTs, for example.

Structures in accordance with Fig. 2 were prepared by sequential low-pressure chemical vapor deposition (LPCVD) of a-Si, SiO_2 , and again a-Si on a quartz substrate. Other suitable deposition methods, for producing amorphous or microcrystalline deposits, include plasma-enhanced chemical vapor deposition (PECVD), evaporation or sputtering, for example.

Samples were placed onto the stage 17 of the projection irradiation system of Fig. 1. The mask 15 had a pattern of simple stripes 50 micrometers wide, with various separation distances from 10 to 100 micrometers.

The mask pattern was projected onto the samples with different reduction factors in the range from 3 to 6. The back-side energy density was controlled by the variable attenuator 18. Samples were irradiated at room temperature with a 30-nanosecond XeCl excimer laser pulse

having a wavelength of 308 nanometers, quartz being transparent at this wavelength. Such a laser is commercially available under the designation LambdaPhysik Compex 301. For a glass substrate, a longer wavelength
5 would have been required, e.g., 348 nanometers.

Irradiation was with fixed front-side energy density and with various back-side energy densities. Estimated front-side energy density was approximately 1.0 J/cm^2 at the sample plane. The back-side energy
10 densities were in the range from 170 to 680 mJ/cm^2 .

For examination subsequent to irradiation, the films were thoroughly defect-etched using Secco etchant and examined using scanning electron microscopy (SEM). The largest, most uniform grains were obtained at a back-
15 side energy density of 510 mJ/cm^2 . These grains grew laterally from the two sides of stripe regions, forming two rows of grains with a well-defined grain boundary at the center line of the stripe.

Even if the resulting individual crystals may
20 not be large enough to accommodate the entire active-channel region of a TFT, they form a regular or quasi-regular polycrystalline structure which can serve as active-channel region of a TFT, e.g., as illustrated in Fig. 3A or Fig. 3B. Shown are a source electrode 31, a
25 drain electrode 32, a gate electrode 33 and an active-channel region 34. In Fig. 3A, the active-channel region includes both rows of grains produced as described above. With grains sufficiently large as in Fig. 3B, the active-channel region can be formed by a single row of grains.

30 In processing according to the first embodiment, the role of the sacrificial bottom film 21 may be understood as being that of a heat susceptor which stores energy when heated by the beam, the greatest benefit being obtained when this film melts. The stored

heat is released during solidification. This decreases the degree to which the top film 23 loses heat by conduction. Accordingly, for maximum benefit, care is called for in proper dimensioning of the irradiated structure. If the SiO_2 film 22 is too thin, the thermal evolution of the silicon films 21 and 23 will tend to track together, without significant benefit from the inclusion of the film 21. On the other hand, if the film 22 is too thick with respect to the thermal diffusion length of the physical process, the film 21 will have insufficient influence on the transformation in the top film 23. As to the bottom film 21, its thickness should be chosen for this film to have sufficient thermal mass. But the thicker the film 21, the more energy will be required for its melting.

As alternatives to projection of a pattern onto the silicon layer 23, a desired pattern may be defined there by a proximity mask, a contact mask, or a deposited mask layer which is patterned photo-lithographically, for example.

In one variant of masking, a mask layer may serve to reduce heating in the area beneath the mask, e.g., by absorbing or reflecting incident radiation. Alternatively, with a suitable mask material of suitable thickness, a complementary, anti-reflection effect can be realized to couple additional energy into the semiconductor film beneath the mask material. For example, an SiO_2 film can be used to this effect on a silicon film. This variant is advantageous further in that the mask layer can serve as a restraint on the molten semiconductor material, thus preventing the molten semiconductor layer from agglomerating or deforming under surface tension.

Second Embodiment

The irradiation system of Fig. 4 includes an excimer laser 41, a prism deflector 42, a focusing lens 43, a vacuum chamber 44 and a hot stage 45 on which
5 a sample 40 is disposed.

For the second embodiment of the technique and using the irradiation system of Fig. 4, the sample structure of Fig. 5 includes a substrate 50, a thermal oxide film 51, a first patterned amorphous silicon
10 film 52, an SiO₂ film 53, a second patterned silicon film 54, and a further deposited SiO₂ film 55. Typical thicknesses are 100 nanometers for the thermal oxide film 51, 100 nanometers for the a-Si film 52, 210
nanometers for the SiO₂ film 53, 120 nanometers for the
15 a-Si film 54, and 170 nanometers for the SiO₂ film 55.

Such a sample structure was prepared by depositing the amorphous silicon film 52 by low-pressure chemical vapor deposition (LPCVD) onto the thermal oxide film 51 on a silicon wafer 50. The silicon film 52 was
20 coated with a photoresist which was then exposed in a stepper and developed, and the silicon film 52 was reactively ion-etched in SF₆/O₂ plasma for patterning. The resulting pattern of a "first-level island" of the silicon film 52 is shown in Fig. 6A as viewed from the
25 top. The pattern consists of three parts: a square "main-island" region 523 which is intended for eventual device use, a rectangular "tail" region 521, and a narrow "bottleneck" region 522 connecting the tail region 521 with the main-island region 523. Dimensions were chosen
30 as follows: 20 by 10 micrometers for the tail region 521, 5 by 3 micrometers for the bottleneck region 522, and different dimensions in the range from 10 by 10 to 50 by 50 micrometers for the main-island region 521.

The first-level islands were encapsulated with the SiO₂ film 53 by plasma-enhanced chemical-vapor deposition (PECVD), and amorphous silicon was deposited on top. Photolithographic processing was used again, for
5 patterning the amorphous silicon film as a "second-level island" 54 dimensioned 5 by 5 micrometers. The second-level island 54 is positioned directly above the tail region 521 to serve as a beam blocker during irradiation. Last, the entire structure was encapsulated with PECVD
10 SiO₂.

For processing, a sample was placed on a resistively heated graphite hot stage inside a vacuum chamber at a pressure of 10⁻⁵ torr. Vacuum-processing can be dispensed with if a suitable alternative heater is
15 available. Heating was to a substrate temperature of 1000 to 1200 °C, which required a ramp-up time interval of about three minutes. Before irradiation, the sample was held at the final substrate temperature for approximately two minutes. The sample temperature was
20 monitored occasionally by a directly attached thermocouple and continuously by a digital infrared thermometer. The sample was irradiated with a single excimer-laser pulse at energy densities that were sufficiently high to completely melt all of the first-
25 level island except for the beam-blocked area within the tail region.

For analysis of the microstructure, the irradiated samples were Secco-etched. For samples irradiated at a substrate temperature of 1150 °C, optical
30 Nomarski micrographs of the Secco-etched samples showed complete conversion of islands 20 by 20, 40 by 40 and 50 by 50 micrometers into single-crystal islands (SCI). Defect patterns in the etched samples suggest that the main-island zones contain low-angle sub-boundaries

similar to those observed in zone melting recrystallization (ZMR), as well as planar defects which have been identified in SLG studies. At a lower substrate temperature, such as at 1100 °C, only the
5 smaller, 20-by-20 micrometer islands were converted into single-crystal islands free of high-angle grain boundaries. And at still-lower substrate temperatures of 1050 °C and 1000 °C, high-angle grain boundaries appeared even in the 20 by 20 micrometer islands.

10 The solidification sequence in this second embodiment may be understood with reference to Figs. 6B-6D as follows: Upon irradiation, the second-level square 54 blocks most of the beam energy incident on the area, which prevents complete melting in the beam-blocked
15 area of the tail region 521. The rest of the exposed first level regions melts completely as illustrated by Fig. 6B. As the film is conductively cooled through the substrate, the liquid-solid interface at the beam-blocked region undercools, and silicon grains 61 start to grow
20 radially outward from the beam-blocked region. Within the tail region 521, many of the grains 61 are quickly occluded, and only one or a few favorably located grains grow toward the bottleneck 522. The bottleneck 522 is configured such that just one of these grains expands
25 through the bottleneck 522 into the main-island region 523. If the substrate temperature is high enough and the main island 523 is small enough to prevent nucleation in the super-cooled liquid, lateral growth of the one grain that grew through the bottleneck 522
30 converts the entire main island 523 into a single-crystal region.

Thus, successful conversion of the main-island region 523 into single-crystal form requires a suitable combination of substrate temperature and island size.

The molten silicon must be sustained at a temperature which is sufficiently high for the characteristic time of nucleation for a specific volume to be much longer than the characteristic time required for the complete
5 conversion by lateral solidification. Since the characteristic conversion time depends mainly on the distance to be converted, i.e., the lateral dimension of the main island, the island size must be related to the substrate temperature such that the characteristic
10 conversion time is commensurate with the average lateral growth distance that can be achieved before any nucleation is triggered within the liquid. As compared with zone-melting recrystallization, the present technique allows the recrystallization of very thin
15 films, e.g., having a thickness of 100 nanometers or less.

Instead of by beam blocking, a seed region can be defined by complementary masking with an anti-reflection film, as described above for the first
20 embodiment. Alternatively further, a seed region can be defined by projection.

Third Embodiment

The projection irradiation system of Fig. 7 includes an excimer laser 71, mirrors 72, a variable-
25 focus field lens 74, a patterned mask 75, a two-element imaging lens 76, a sample stage 77, and a variable attenuator 78. A sample 70 is disposed on the sample stage 77. This system can be used to produce a shaped beam for stepped growth of a single-crystal silicon
30 region in a sequential lateral solidification (SLS) process. Alternatively, a proximity mask or even a contact mask may be used for beam shaping.

The sample structure of Fig. 8 has a substrate 80, a thermal oxide film 81, and an amorphous silicon film 82.

5 In the following, the third embodiment of the technique is described with reference to Figs. 9A-9F and 10A-10F showing two versions of a first variant, and Figs. 11A-11B showing a second variant.

Starting with the amorphous silicon film 82, which in this exemplary embodiment is patterned as a
10 rectangle (Fig. 9A), a region 91, bounded by two broken lines, of the silicon film 82 is irradiated with a pulse, to completely melt the silicon in that region (Fig. 9B), and then resolidify the molten silicon (Fig. 9C) in the region 91. Here, the region 91 is in the
15 shape of a stripe, and irradiation of the region 91 may be by masked projection or by use of a proximity mask. Upon resolidification of the molten silicon in the region 91, two rows of grains grow explosively from the broken line boundaries of the region 91 towards the center of
20 the region 91. Growth of the two rows of grains is over the characteristic lateral growth to a final distance 92. In any remainder of region 91, a fine grained polycrystalline region 93 is formed. Preferably, the width of the stripe is chosen such that, upon
25 resolidification, the two rows of grains approach each other without converging. Greater width, which is not precluded, does not contribute to the efficacy of processing. Lesser width tends to be undesirable since the subsequent step may have to be reduced in length, and
30 the semiconductor surface may become irregular where grains growing from opposite directions come together during the solidification process. An oxide cap may be formed over the silicon film to retard agglomeration and constrain the surface of the silicon film to be smooth.

A next region to be irradiated is defined by shifting (stepping) the sample with respect to the masked projection or proximity mask in the direction of crystal growth. The shifted (stepped) region 94 is bounded by two broken lines in Fig. 9D. The distance of the shift is such that the next region to be irradiated 92 overlaps the previously irradiated region 91 so as to completely melt one row of crystals while partially melting the other row of crystals, as shown in Fig. 9E. Upon resolidification, the partially melted row of crystals will become longer, as shown in Fig. 9F. In this fashion, by repeatedly shifting the irradiated portion, single crystalline grains of any desired length may be grown.

If the pattern of the irradiated region is not a simple stripe, but is in the shape of a chevron 101, as defined by the broken lines in Fig. 10A, the same sequence of shifting the irradiated region shown in Figs. 10B-10F will result in the enlargement of one grain growing from the apex of the trailing edge of the shifting (stepping) chevron pattern. In this manner, a single-crystal region can be grown with increasing width and length.

A large area single-crystal region can also be grown by applying sequentially shifted (stepped) irradiation regions to a patterned amorphous silicon film, such as that illustrated in Fig. 11A, having a tail region 111, a narrow bottleneck region 112 and a main island region 113. The cross-section of regions 111, 112 and 113 in Figs. 11A-11C is similar to that shown in Fig. 5, except that the radiation blocking amorphous silicon region 54 and the second silicon dioxide layer 55 are absent. The region of irradiation defined by masked projection or a proximity mask is illustrated by the

regions bounded by broken lines in Figs. 11A-11C, which also show the sequential lateral shifting (stepping) of the irradiated region to obtain the growth of a single grain from the tail region 111 through the bottleneck
5 region 112 to produce a single crystal island region 113.

Sequential lateral melting and resolidification in the examples of Figs. 9A-9F, 10A-10F and 11A-11C were carried out on amorphous silicon films which had been deposited by chemical vapor deposition (CVD) on a silicon
10 dioxide coated quartz substrate, with film thicknesses from 100 to 240 nanometers. The production of single-crystal stripes was confirmed in optical and scanning electron microscopic examination of defect-etched samples.

15 Optionally, the substrate may be heated, e.g., to reduce the beam energy required for melting or to lengthen the lateral growth distance per step. Such benefits may be realized also by two-sided irradiation of a sample on a stage as shown in Fig. 1.

20 Further Processing and Applications

With a semiconductor film processed by the present technique, integrated semiconductor devices can be manufactured by well-established further techniques such as pattern definition, etching, dopant implantation,
25 deposition of insulating layers, contact formation, and interconnection with patterned metal layers, for example. In preferred thin-film semiconductor transistors, at least the active-channel region has a single-crystal, regular or at least quasi-regular microstructure, e.g.,
30 as illustrated by Figs. 3A and 3B.

Of particular interest is the inclusion of such TFTs in liquid-crystal display devices as schematically shown in Fig. 12. Such a device includes a substrate 120

of which at least a display window portion 121 is transparent. The display window portion 121 includes a regular array of pixels 122, each including a TFT pixel controller. Each pixel controller can be individually
5 addressed by drivers 123. Preferably, pixel controllers or/and driver circuitry are implemented in semiconductor material processed in accordance with the technique of the present invention.

Other applications include image sensors,
10 static random-access memories (SRAM), silicon-on-insulator (SOI) devices, and three-dimensional integrated circuit devices.

Claims

- 1 1. A method for making a polycrystalline
2 region as a laterally extending portion of a supported
3 film of semiconductor material, comprising:
4 simultaneously irradiating, with pulsed
5 radiation which induces heat in the semiconductor
6 material, front and back sides of a structure comprising
7 a radiation-permeable substrate in back, a first
8 semiconductor film on the substrate, a heat-resistant
9 film on the first semiconductor film, and a second
10 semiconductor film on the heat-resistant film, so as to
11 melt all semiconductor material in a laterally extending
12 region of the one of the semiconductor films which
13 includes the portion,
14 so that, after the simultaneous irradiation, a
15 polycrystalline microstructure is formed in the region by
16 lateral solidification from a boundary of the region.
- 1 2. The method of claim 1, wherein the region
2 is delimited by parallel edges.
- 1 3. The method of claim 2, wherein the
2 parallel edges are spaced apart by a distance for which
3 simultaneous lateral solidification from the edges
4 results in complete crystallization of the region.
- 1 4. The method of claim 1, wherein the
2 semiconductor material comprises silicon.
- 1 5. The method of claim 1, wherein the heat-
2 resistant layer consists essentially of SiO₂.

1 6. The method of claim 1, wherein the
2 substrate is a glass substrate.

1 7. The method of claim 1, wherein the
2 substrate is a quartz substrate.

1 8. The method of claim 1, wherein the
2 laterally extending portion is in the first semiconductor
3 film.

1 9. The method of claim 1, wherein the
2 laterally extending portion is in the second
3 semiconductor film.

1 10. The method of claim 1, wherein the region
2 has a shape defined by a mask pattern.

1 11. The method of claim 10, wherein the mask
2 pattern is projected.

1 12. The method of claim 10, wherein the mask
2 pattern is defined by a proximity mask.

1 13. The method of claim 10, wherein the mask
2 pattern is defined by a contact mask.

1 14. The method of claim 1, wherein the
2 radiation comprises laser radiation.

1 15. The method of claim 1, wherein the
2 laterally extending region is encapsulated.

1 16. On a supporting substrate, a semiconductor
2 film processed by the method of claim 1.

1 17. On a supporting substrate, a plurality of
2 semiconductor devices in a semiconductor film processed
3 by the method of claim 1.

1 18. On a supporting substrate, an integrated
2 circuit comprising a plurality of thin-film transistors
3 in which at least the active-channel region is processed
4 by the method of claim 1.

1 19. A liquid-crystal display device comprising
2 a plurality of pixel-controller thin-film transistors in
3 which at least the active-channel region is processed by
4 the method of claim 1.

1 20. A liquid-crystal display device comprising
2 a pixel-driver integrated circuit which comprises a
3 plurality of thin-film transistors in which at least the
4 active-channel region is processed by the method of
5 claim 1.

1 21. A method for making a laterally extending
2 crystalline region in a film of semiconductor material on
3 a substrate, comprising:
4 irradiating, with pulsed radiation which
5 induces heat in the semiconductor material, a portion of
6 the semiconductor film so as to entirely melt the
7 semiconductor material in the portion, and
8 permitting the molten semiconductor material in
9 the portion to solidify; wherein:
10 the portion is configured so as to include a
11 first sub-portion, a second sub-portion which is
12 contiguous to the first sub-portion, and a third sub-
13 portion which is contiguous to the second sub-portion,

14 the first sub-portion being configured for
15 nucleation of semiconductor crystals at its boundary,
16 the second sub-portion being configured such
17 that just one of the nucleated crystals grows from the
18 first sub-portion through the second sub-portion into the
19 third sub-portion, and
20 the third sub-portion being configured such
21 that the one crystal occupies the third sub-portion in
22 its entirety.

1 22. The method of claim 21, wherein the first
2 sub-portion is configured with an island portion for
3 nucleation of semiconductor crystals.

1 23. The method of claim 21, wherein the
2 configuration of the second sub-portion precludes a
3 straight-line path between the first sub-portion and the
4 third sub-portion.

1 24. The method of claim 21, wherein the
2 semiconductor material comprises silicon.

1 25. The method of claim 21, wherein the
2 substrate is heated.

1 26. The method of claim 21, wherein the
2 substrate is a glass substrate.

1 27. The method of claim 21, wherein the
2 substrate is a quartz substrate.

1 28. The method of claim 21, wherein the pulsed
2 radiation is applied to front and back of the
3 semiconductor film.

1 29. The method of claim 21, wherein the
2 semiconductor film has a thickness not exceeding
3 100 nanometers.

1 30. The method of claim 22, wherein the island
2 portion has a shape defined by a mask pattern.

1 31. The method of claim 30, wherein the mask
2 pattern is projected.

1 32. The method of claim 30, wherein the mask
2 pattern is defined by a proximity mask.

1 33. The method of claim 30, wherein the mask
2 pattern is defined by a contact mask.

1 34. The method of claim 21, wherein the
2 radiation comprises laser radiation.

1 35. The method of claim 21, wherein the
2 portion is encapsulated.

1 36. On a supporting substrate, a semiconductor
2 film processed by the method of claim 21.

1 37. On a supporting substrate, a plurality of
2 semiconductor devices in a semiconductor film processed
3 by the method of claim 21.

1 38. On a supporting substrate, an integrated
2 circuit comprising a plurality of thin-film transistors
3 in which at least the active-channel region is processed
4 by the method of claim 21.

1 39. A liquid-crystal display device comprising
2 a plurality of pixel-controller thin-film transistors in
3 which at least the active-channel region is processed by
4 the method of claim 21.

1 40. A liquid-crystal display device comprising
2 a pixel-driver integrated circuit which comprises a
3 plurality of thin-film transistors in which at least the
4 active-channel region is processed by the method of claim
5 21.

1 41. A method for making a laterally extending
2 crystalline region in a film of semiconductor material on
3 a substrate, comprising:

4 (a) irradiating, with pulsed radiation which
5 induces heat in the semiconductor material, a first
6 portion of the film so as to melt the semiconductor
7 material in the first portion throughout its thickness;

8 (b) permitting the semiconductor in the first
9 portion to solidify, thereby forming at least one
10 semiconductor crystal at a boundary of the first portion,
11 the first portion then being a previous portion for
12 further processing;

13 (c) irradiating a further portion of the
14 semiconductor which is stepped from the previous portion
15 in a stepping direction and which overlaps the at least
16 one semiconductor crystal in part;

17 (d) permitting the molten semiconductor
18 material in the further portion to solidify, thereby
19 enlarging the semiconductor crystal by growth in the
20 stepping direction;

21 (e) repeating steps (c) and (d) in
22 combination, with the further portion of each step

23 becoming the previous portion for the next step, until a
24 desired crystalline region is formed.

1 42. The method of claim 41, wherein the
2 irradiated portions are stripes.

1 43. The method of claim 42, wherein the
2 stripes have a width between edges such that simultaneous
3 lateral solidification from the edges does not result in
4 complete crystallization of the stripes.

1 44. The method of claim 41, wherein the
2 semiconductor material comprises silicon.

1 45. The method of claim 41, wherein the
2 irradiated portions are chevrons.

1 46. The method of claim 41, wherein the
2 substrate is a glass substrate.

1 47. The method of claim 41, wherein the
2 substrate is a quartz substrate.

1 48. The method of claim 41, wherein the
2 laterally extending crystalline region is defined by
3 patterning the film of semiconductor material.

1 49. The method of claim 48, wherein the
2 pattern of the film comprises a tail portion, a
3 bottleneck portion which is contiguous to the tail
4 portion, and a main-island portion which is contiguous to
5 the bottleneck portion.

1 50. The method of claim 41, wherein the
2 irradiated portions are defined by a mask pattern.

1 51. The method of claim 50, wherein the mask
2 pattern is projected.

1 52. The method of claim 50, wherein the mask
2 pattern is defined by a proximity mask.

1 53. The method of claim 50, wherein the mask
2 pattern is defined by a contact mask.

1 54. The method of claim 41, wherein the
2 radiation comprises laser radiation.

1 55. The method of claim 41, wherein the
2 laterally extending region is encapsulated.

1 56. On a supporting substrate, a semiconductor
2 film processed by the method of claim 41.

1 57. On a supporting substrate, a plurality of
2 semiconductor devices in a semiconductor film processed
3 by the method of claim 41.

1 58. On a supporting substrate, an integrated
2 circuit comprising a plurality of thin-film transistors
3 in which at least the active-channel region is processed
4 by the method of claim 41.

1 59. A liquid-crystal display device comprising
2 a plurality of pixel-controller thin-film transistors in
3 which at least the active-channel region is processed by
4 the method of claim 41.

1 60. A liquid-crystal display device comprising
2 a pixel-driver integrated circuit which comprises a
3 plurality of thin-film transistors in which at least the
4 active-channel region is processed by the method of
5 claim 41.

1/9




FIG. 1




FIG. 2

2/9




FIG. 3A




FIG. 3B

3/9




FIG. 4




FIG. 5




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D

5/9




FIG. 7




FIG. 8




FIG. 9A




FIG. 9D




FIG. 9B




FIG. 9E




FIG. 9C




FIG. 9F

7/9




FIG. 10A




FIG. 10D




FIG. 10B




FIG. 10E




FIG. 10C




FIG. 10F

8/9




FIG. 11A




FIG. 11B

9/9




FIG. 11C




FIG. 12

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/07730**A. CLASSIFICATION OF SUBJECT MATTER**

IPC(6) : G09G 3/36; H01L 21/20, 21/302; C30B 13/06.

US CL : 117/904; 427/ 89,109, 173, 174,973; 355/43/46/53

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 117/904; 427/ 89,109, 173, 174,973; 355/43/46/53

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONEElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)
NONE**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4,382,658 A (SHIELDS et al.) 10 May 1983.	NONE
A	US Re. 33,836 B (RESOR III et al.) 03 may 1992	NONE
A	US 5,204,659 A (SARMA) 20 April 1993.	NONE
A	US 5,061,655 A (IPPOSHI et al.) 29 October 1991.	NONE
A	US 5,409,867 A (ASANO) 25 April 1995	NONE
A,P	US 5,496,768 A (KUDO) 05 March 1996.	NONE
A,E	US 5,529,951 A (NOGUCHI et al.) 25 June 1996.	NONE

☒ Further documents are listed in the continuation of Box C.
 ☐ See patent family annex.

* Special categories of cited documents:	*T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
*A document defining the general state of the art which is not considered to be of particular relevance	*X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*E earlier document published on or after the international filing date	*Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
*L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*A document member of the same patent family
*O document referring to an oral disclosure, use, exhibition or other means	
*P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

24 MARCH 1997

Date of mailing of the international search report

14 APR 1997

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

fw ROBERT KUNEMUND

Telephone No. (703) 308-0661

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/07730

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4,855,014 A (KAKIMOTO ET AL.) 08 August 1989.	none
A	US 4,727,047 A (BOZLER et al.) 23 February 1988.	NONE